

# Communication between a Matrix Converter Modulator and a Superset Regulator

P. Pošta

*This work deals with the modulator of a matrix converter and its communication with the superset regulator. A switching algorithm is briefly introduced. The input voltage measurement method is presented. In the last part of the paper, the testing of communication between the superset regulator and the modulator in FPGA technology are also presented.*

*Keywords: matrix converter, FPGA, VHDL, power electronics.*

## 1 Matrix converter

A matrix converter is a direct frequency changer. This converter consists of an array of  $n \times m$  bidirectional switches arranged so that any of the output lines of the converter can be connected to any of the input lines.




Fig. 1: Matrix converter  $3 \times 3$

The bidirectional switch is realized by using some semiconductor devices. They can be either discrete or integrated to the module. The bidirectional switch can be implemented in various ways. For the matrix converter, we chose modules which include 3 bidirectional switches in common emitter a configuration. The modulator is thus realized for these switchers.

## 2 Switching

Two basic conditions must be kept during switching:

- The converter is supplied by three-phase system voltage sources. The input must therefore not be short-circuited, which means that every output phase is connected with not more than one input phase.
- An inductive load is premised. Disconnection would lead to overvoltage, and for this reason the output circuit cannot be interrupted during routine running.

It is important to choose an efficient switching algorithm. For the modulator we chose four-step switching driven by the input voltage. For this method it is necessary to know the polarity of the voltage between the input lines. The advantage of this algorithm is its simplicity and the fact that it can be driven even by low current values. The disadvantage is longer commutation time. The processes of four-step switching driven by input voltage are insinuated in tables Table 1. and Table 2. We can see that it is possible to use the same switching algorithm for different current direction. The modulation algorithms can therefore be driven only by the input voltage.

## 3 Modulation strategy

Indirect Space Vector Modulation (ISVM) is used in the matrix converter. We can imagine the matrix converter as an indirect converter with a virtual DC link. We can therefore use some processes well known from classical indirect frequency converters.

It is necessary to ensure the right timing for command switching and to generate the guard delay and then the switching at the right moments. We achieve this by adding or subtracting the given times of the switching combinations and comparing them with the values of saw courses, Fig. 2.

Using the proper switching combinations, the necessary rate of switching IGBT during one switching period can be reduced. The process of achieving a different order of switching in even and odd periods is presented on Fig. 2 and Fig. 3.

## 4 Communication

Switching commands and times of switching combinations are sent from the superset regulator per PC 104 bus. All PC 104 bus signals are identical in definition and function to their ISA counterparts [4]. Signals are assigned in the same order as on the edgcard connectors of ISA, but transformed to the connector pins.

The matrix converter modulator was programmed in VHDL language, and consists of several parts. First part provides the right switching signals for IGBTs, and puts the guard delay between the separate switching steps. The second part generates switching commands at the right time. Other

Table 1: Algorithm for four-step switching driven by the input voltage for a bidirectional switch with a common emitter for  $U_{RS} > 0$  and  $I_A > 0$











$U_{RS} > 0 \& I_A > 0$			
	Initial State		
	First Step		
	Hard Switching Second Step		
	Third Step		
	Fourth Step		

Table 2: Algorithm for four-step switching driven by the input voltage for a bidirectional switch with a common emitter for  $U_{RS} > 0$  and  $I_A < 0$

$U_{RS} > 0 \& I_A < 0$			
	Initial State		
	First Step		
	Second Step		
	Soft Switching Third Step		
	Fourth Step		



## 7 Communication testing

A special program has been developed in C language for testing communication. This program writes values to the registers realized in FPGA. These values are changed in the FPGA circuit by a defined process, and then they are read from the superset regulator. A program placed in the superset regulator controls the values from the registers, and if it finds a mistake it notifies the error.

This program was later modified for testing analogdigital converters and IGBT drivers. The testing program is not in real-time, but its speed is sufficient for measurements on the FPGA board. The testing program allows the measured value to be saved to the RAM superset regulator and, after this program is closed, to the flash memory. The measured values can be processed in MS Excel or Matlab to graphic form.




Fig. 4: Input signal to the ADC and evaluation polarity

Fig. 4 presents the input signal to the ADC and the most significant bit from the FPGA register which contains the measured value. This bit represents the polarity. The delay measure is equal to the shift between this signal and the input to the ADC. Fig. 5 presents the values measured by ADC. We can see that the measured value corresponds to the input signal.




Fig. 5. Values measured by ADC on FPGA board

## Acknowledgments

The research described in this paper was supervised by Doc. Ing. Jiří Lettl CSc., FEL CTU in Prague, and was supported by research program MSM6840770017.

## References

- [1] Lettl, J., Flígl, S.: Electromagnetic Compatibility of a Matrix Converter System. *Radioengineering*, 2006, p. 58–64.
- [2] Pošta, P.: *Stavový automat modulátoru pro kompaktní maticový měnič*. Diplomová práce, K13114, ČVUT, 2007.
- [3] Arbona, C.: *Matrix Converter IGBT Driver Unit Development and Activation*. Bachelor Project, K13114 FEE CTU in Prague, 2006.
- [4] TECHFEST, Isa Bus Technical Summary, <http://www.techfest.com/hardware/bus/isa.htm>
- [5] RTD, cpuModule™ & Controller Selection Guide: [http://www.rtd.com/PC104/PC104\\_cpuModule.htm](http://www.rtd.com/PC104/PC104_cpuModule.htm)

Ing. Pavel Pošta  
e-mail: [postap1@fel.cvut.cz](mailto:postap1@fel.cvut.cz)

Department of Electric Drives and Traction  
Czech Technical University in Prague  
Faculty of Electrical Engineering  
Technická 2  
166 27 Praha 6, Czech Republic