Kubalík, P. and Kubátová, H. 2005. Parity Codes Used for On-Line Testing in FPGA. Acta Polytechnica. 45, 6 (Jan. 2005). DOI:https://doi.org/10.14311/788.