(1)
Kubalík, P.; Kubátová, H. Parity Codes Used for On-Line Testing in FPGA. Acta Polytech 2005, 45.