Kubalík, P., and H. Kubátová. 2005. “Parity Codes Used for On-Line Testing in FPGA”. Acta Polytechnica 45 (6). https://doi.org/10.14311/788.