Kubalík, P. and Kubátová, H. (2005) “Parity Codes Used for On-Line Testing in FPGA”, Acta Polytechnica, 45(6). doi: 10.14311/788.