P. Kubalík and H. Kubátová, “Parity Codes Used for On-Line Testing in FPGA”, Acta Polytech, vol. 45, no. 6, Jan. 2005.