Kubalík P, Kubátová H. Parity Codes Used for On-Line Testing in FPGA. Acta Polytech [Internet]. 2005 Jan. 6 [cited 2024 May 3];45(6). Available from: https://ojs.cvut.cz/ojs/index.php/ap/article/view/788